

HOURL EXAMINATION #2

1) Write your official:

Last Name (use capital letters): Solutiono (2 versions,
First Name (use capital letters):
NetId & UIN: one from each professor)

2) Write your name and section at the *back* of the test

DO NOT TURN THIS PAGE UNTIL YOU ARE TOLD

Make sure to write your name AGAIN at the top of every page of your exam.



A. Write or print clearly. Answer each problem on the exam itself. If you need extra paper, there is an extra sheet at the end of this exam. Clearly identify the problem number on any additional pages. The Boolean Algebra identities are also attached to the exam.

B. In order to receive partial or full credit, **you must show all your work**, e.g., your solution process, the equation(s) that you use, the values of the variables used in the equation(s), etc. **You must also include the unit of measurement in each answer.**

Students caught cheating on this exam will earn a grade of F for the entire course. Other penalties may include suspension and/or dismissal from the university.

M.-C. Brunet

Problem 1 (20 points) The circuit below has a sawtooth wave voltage source with period 4 ms, a diode with $V_{on} = 0.6$ V, and a resistor $R = 9$ k Ω . By KVL and Ohm's Law, $V_{in} = V_D + V_{out}$, and $V_{out} = i_D R - 0.4$. To analyze this circuit, use the large signal model. $V_D = 0.6$ when on



(a) [7 pts.] Express V_{out} in terms of V_{in} when the diode is on, and the range of V_{in} when the diode is on. Show your work.

- $V_D = V_{on} = 0.6$ V $\Rightarrow V_{in} = 0.6 + V_{out}$
 $\Rightarrow V_{out} = V_{in} - 0.6$
- check that $i_D > 0$:
 $i_D = (V_{out} + 0.4) / R = \frac{V_{in} - 0.6 + 0.4}{R}$
 $i_D = \frac{V_{in} - 0.2}{R}$ $i_D > 0$ for $V_{in} > 0.2$


$$V_{out} = \frac{V_{in} - 0.6}{1} \quad \text{when } 0.2 < V_{in} < \infty$$

(b) [7 pts.] Express V_{out} in terms of V_{in} when the diode is off, and the range of V_{in} when the diode is off. Show your work.

- $i_D = 0 \Rightarrow V_{out} = 0 \times R - 0.4 = -0.4$
- check that $V_D < 0.6$:
 $V_D = V_{in} - V_{out} = V_{in} + 0.4$
 so $V_D < 0.6$ when $V_{in} + 0.4 < 0.6$
 \Rightarrow when $V_{in} < 0.2$



$$V_{out} = -0.4 \quad \text{when } -\infty < V_{in} < 0.2$$

(c) [6 pts.] Plot the output voltage V_{out} for one period. Label the vertical axis with the voltages, and the horizontal axis with the times at which the behavior of the output changes.



use all these.

Problem 1 (20 points) The circuit below has a sawtooth wave voltage source with period 4 ms, a diode with $V_{on} = 0.6$ V, and a resistor $R = 9$ k Ω . By KVL and Ohm's Law, $V_{in} = V_D + V_{out}$, and $V_{out} = i_D R - 0.4$. To analyze this circuit, use the large signal model.



(a) [7 pts.] Express V_{out} in terms of V_{in} when the diode is on, and the range of V_{in} when the diode is on. Show your work.

When the diode is on, $i_D > 0$
and $V_D = V_{on} = 0.6$. Thus
 $V_{out} = V_{in} - V_D = V_{in} - 0.6$.
And $i_D = \frac{V_{out} + 0.4}{R} = \frac{V_{in} + 0.4 - 0.6}{R} > 0$

When $V_{in} > 0.6 - 0.4 = 0.2$

$$V_{out} = V_{in} - 0.6 \text{ V}$$

when $0.2 \text{ V} < V_{in} < \infty$


(b) [7 pts.] Express V_{out} in terms of V_{in} when the diode is off, and the range of V_{in} when the diode is off. Show your work.

When the diode is off, $i_D = 0$
and $V_D < V_{on} = 0.6$. So
 $V_{out} = i_D R - 0.4 = 0 - 0.4 = -0.4$
And $V_D = V_{in} - V_{out} = V_{in} - (-0.4) = V_{in} + 0.4 < 0.6$ when $V_{in} < 0.2$


$$V_{out} = -0.4 \text{ V}$$

when $-\infty < V_{in} < 0.2 \text{ V}$

(c) [6 pts.] Plot the output voltage V_{out} for one period. Label the vertical axis with the voltages, and the horizontal axis with the times at which the behavior of the output changes.



$$V_{in} = 0.2 \text{ when } t = 0.1 \text{ and } t = 1.9$$

Problem 2 (20 points)


$$V_{BEON} = 0.6 \text{ V}; \quad \beta = 100; \quad V_{CESAT} = 0.2 \text{ V}$$

For both parts below, use the information above to find the requested quantities and the transistor state.

(a) [10 pts.] Assume $V_{in} = 1 \text{ V}$. Show your work.

- Since $V_{in} > V_{BEON}$, the transistor is ON - $V_{BE} = V_{BEON}$
 $i_B = \frac{1 - 0.6}{80 \text{ k}\Omega} = \frac{0.4}{80} = 5 \mu\text{A}$. (or since $i_B > 0$, then it is really ON)
- Assume the transistor is active: $i_C = \beta i_B = 100 \times 5 \mu\text{A} = 0.5 \text{ mA}$.
 By KVL $V_{CE} = 7 - i_C \times 2 \text{ k}\Omega = 7 - 0.5 \text{ mA} \times 2 \text{ k}\Omega = 6 \text{ V}$
 Since $V_{CE} > 0$ ($> V_{CESAT}$) it was correct to assume active.


$$i_B = \boxed{5 \mu\text{A}} \quad i_C = \boxed{0.5 \text{ mA}} \quad V_{CE} = \boxed{6 \text{ V}} \quad \text{State} \boxed{\text{active}}$$

(b) [10 pts.] Assume $i_C/i_B = 80$. Show your work.

- Since $i_C/i_B = 80$, this is less than β (100)
 \Rightarrow the transistor must be saturated.
- So $V_{CE} = V_{CESAT} = 0.2 \text{ V}$; By KVL $i_C = \frac{7 - 0.2}{2 \text{ k}\Omega} = 3.4 \text{ mA}$
- $i_C/i_B = 80 \Rightarrow i_B = i_C / 80 = 3.4 \text{ mA} / 80 = 42.5 \mu\text{A}$

$$i_B = \boxed{42.5 \mu\text{A}} \quad i_C = \boxed{3.4 \text{ mA}} \quad V_{CE} = \boxed{0.2 \text{ V}} \quad \text{State} \boxed{\text{saturated}}$$

Problem 2 (20 points)



$$V_{BEON} = 0.6 \text{ V}; \quad \beta = 100; \quad V_{CESAT} = 0.2 \text{ V}$$

For both parts below, use the information above to find the requested quantities and the transistor state.

(a) [10 pts.] Assume $V_{in} = 1 \text{ V}$. Show your work.

By KVL and Ohm's Law, $(2k)\bar{i}_C + V_{CE} = 7$, $V_{in} = (80k)\bar{i}_B + V_{BE}$.
 Since $V_{in} > V_{BEON}$, the transistor is active or saturated.

$$\bar{i}_B = \frac{V_{in} - V_{BEON}}{(80k)} = \frac{1 - 0.6}{(80k)} = \frac{0.4 \text{ V}}{80k\Omega} = 5 \mu\text{A}$$

$$\text{If active, } \bar{i}_C = 100 \bar{i}_B = 100 \times 5 \mu\text{A} = 0.5 \text{ mA}$$

$$V_{CE} = 7 - (2k)\bar{i}_C = 7 - (2k\Omega)(0.5 \text{ mA}) = 6 \text{ V} < V_{CESAT}$$

$$\bar{i}_B = \boxed{5 \mu\text{A}} \quad \bar{i}_C = \boxed{0.5 \text{ mA}} \quad V_{CE} = \boxed{6 \text{ V}} \quad \text{State} = \boxed{\text{active}}$$

(b) [10 pts.] Assume $\bar{i}_C/\bar{i}_B = 80$. Show your work.

Since $\bar{i}_C/\bar{i}_B = 80 < \beta$, the transistor must be saturated.

$$\text{So } V_{CE} = V_{CESAT} = 0.2 \text{ V}$$


$$\bar{i}_C = \frac{7 - V_{CE}}{(2k)} = \frac{7 - 0.2}{(2k)} = \frac{6.8 \text{ V}}{2k\Omega} = 3.4 \text{ mA}$$

$$\bar{i}_B = \frac{\bar{i}_C}{(80k)} = \frac{3.4 \text{ mA}}{80k\Omega} = 42.5 \mu\text{A}$$

$$\bar{i}_B = \boxed{42.5 \mu\text{A}} \quad \bar{i}_C = \boxed{3.4 \text{ mA}} \quad V_{CE} = \boxed{0.2 \text{ V}} \quad \text{State} = \boxed{\text{saturated}}$$

M.-C. Brunet

Problem 3 (20 points) In the CMOS circuit below, the nMOS part is correct, but the enclosed pMOS part is incorrect.



x	y	z	w	f
0	0	0	1	{not defined (0 with correct)}
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	0	{not defined (0 with correct)}


(a) [8 pts.] Complete the truth table for the value of f .

(b) [4 pts.] Explain in words how the table for w was obtained.

w is high (1) when x is low (0) because T_1 is ON & T_2 is OFF


w is low (0) when x is high (1) because T_1 is OFF & T_2 is ON

(c) [8 pts.] Draw the correct pMOS portion of the circuit that corresponds to the nMOS portion. Label the inputs w , y , and z clearly.



(a) From the nMOS part, $f = \text{low}(0)$ when $w = 1$ or $y = z = 1$

Problem 3 (20 points) In the CMOS circuit below, the nMOS part is correct, but the enclosed pMOS part is incorrect.




x	y	z	w	f
0	0	0	1	0
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	0	0

- (a) [8 pts.] Complete the truth table for the value of f after the pMOS part has been corrected (as in part (c) below)
- (b) [4 pts.] Explain in words how the table for w was obtained.

w is high (1) when x is low (0) because $T1$ is on and $T2$ is off, so w is connected to $V_{DD} = \text{high}$

w is low (0) when x is high (1) because $T1$ is off and $T2$ is on, so w is connected to ground (low)


- (c) [8 pts.] Draw the correct pMOS portion of the circuit that corresponds to the nMOS portion. Label the inputs w , y , and z clearly.




$f = \text{high}(1)$ when $w = 0$ and either $y = 0$ or $z = 0$

M.-C. Brunet

Problem 4 (10 points)




Can \bar{F} (not F) be implemented with the circuit:



☒ Yes ☐ No

*note: There are many different ways
(Truth table for \bar{F} , for out)
(Boolean identities)*

Clearly and fully justify your answer (write neatly):




So we need to prove that $R = P$ and $S = Q$.

$$\frac{X}{Y} \Rightarrow \text{OR} \rightarrow R \Leftrightarrow \frac{X}{Y} \Rightarrow \text{AND} \rightarrow R \text{ by De Morgan.}$$


$$\Leftrightarrow \frac{\bar{X}}{Y} \Rightarrow \text{AND} \rightarrow R \text{ same as } P!$$

(exactly same for $S = Q$)

so $R = P$ and $S = Q$ and therefore $\bar{F} = \overline{\text{out}}$ indeed.

Problem 4 (10 points)

Can \bar{F} (not F) be implemented with the circuit:


☐ No

Clearly and fully justify your answer (write neatly):

$$F = \bar{X}Y + X\bar{Z}$$

$$\bar{F} = \overline{(\bar{X}Y + X\bar{Z})} = \overline{(\bar{X}Y)} \cdot \overline{(X\bar{Z})} \text{ by DeMorgan}$$

$$= (\bar{\bar{X}} + \bar{Y}) (\bar{X} + \bar{\bar{Z}}) \text{ by DeMorgan again}$$


$$= (X + \bar{Y}) (\bar{X} + Z) \text{ by Involution}$$

$$\text{out} = \overline{(R + S)} = \bar{R} \cdot \bar{S} = \overline{(X + \bar{Y})} \cdot \overline{(\bar{X} + Z)}$$

$$= (X + \bar{Y}) (\bar{X} + Z) \text{ by Involution}$$

$$= \bar{F}$$

Problem 5 (15 points)



Complete the table below. Show your work.

X	Y	X a	$\overline{X+Y}$ b	$X+Y$ c	$X+Y$ d	$\overline{X+Y}$ e	\overline{Y} f	\overline{Y} g	display
0	0	0	1	1	0	1	1	1	H
0	1	0	1	1	1	1	1	0	E
1	0	1	1	1	1	0	0	1	E
1	1	1	0	0	1	1	1	0	E

$$a = X$$


$$b = c = \overline{X+Y}$$

$$d = X+Y$$

$$e = f = \overline{X+Y}$$

$$g = \overline{Y}$$

Problem 5 (15 points)



Complete the table below. Show your work.

X	Y	a	b	c	d	e	f	g	display
0	0	0	1	1	0	1	1	1	111
0	1	0	1	1	1	1	1	0	111
1	0	1	1	1	1	0	0	1	111
1	1	1	0	0	1	1	1	0	111

$$a = X$$

$$b = c = \overline{X} + \overline{Y}$$

$$d = X + Y$$

$$e = f = \overline{X} + Y$$

$$g = \overline{Y}$$

Problem 6 (15 points)

For each of the following questions, check the most correct answer.

- (a) It is possible to implement any Boolean function using only NOR gates (and no other kinds of gates).

☒ True

☐ False

just like NAND (we can make NOT, AND, OR gates)

- (b) It is possible to implement any Boolean function using only XNOR gates (and no other kinds of gates).

☐ True

☒ False

- (c) $(ABC)_{16}$ is an even number.

$\begin{array}{c} A \quad B \quad C \\ 1010 \quad 1011 \quad 1100 \end{array}$
↑ even

☒ True

☐ False

- (d) Adding $(A2)_{16}$ and $(5F)_{16}$ leads to overflow on an 8-bit parallel adder.

☒ True

☐ False

we would need
9 bits

$\begin{array}{r} 1 \\ A2 \\ + 5F \\ \hline 101 \end{array}$

- (e) A seven-segment display can be used to display any decimal digit.

☒ True

☐ False


0 → 9 possible (all).

Problem 6 (15 points)

For each of the following questions, check the most correct answer.

- (a) It is possible to implement any Boolean function using only NOR gates (and no other kinds of gates).

☒ True

☐ False


- (b) It is possible to implement any Boolean function using only XNOR gates (and no other kinds of gates).

☐ True

☒ False

- (c) $(ABC)_{16}$ is an even number.

☒ True

☐ False

$$(ABC)_{16} = (101010111100)_2$$

$$= 2^2 + 2^3 + \dots \quad (\text{no } 2^0)$$

Rightmost bit is 0, so must be even

- (d) Adding $(A2)_{16}$ and $(5F)_{16}$ leads to overflow on an 8-bit parallel adder.

☒ True

☐ False

$$\begin{array}{r} 10101010 \\ + 01011111 \\ \hline 100000001 \end{array}$$

- (e) A seven-segment display can be used to display any decimal digit.

☒ True

☐ False