#### **HOUR EXAMINATION #2**

Write your official:	
Last Name (use capital letters):	
First Name (use capital letters):	
NetId & UIN:	

2) Write your name and section at the back of the test

### **DO NOT TURN THIS PAGE UNTIL YOU ARE TOLD**


Make sure to write your name AGAIN at the top of every page of your exam.

A. Write or print clearly. Answer each problem on the exam itself. If you need extra paper, there is an extra sheet at the end of this exam. Clearly identify the problem number on any additional pages. The Boolean Algebra identities are also attached to the exam.

B. In order to receive partial or full credit, you must show all your work, e.g., your solution process, the equation(s) that you use, the values of the variables used in the equation(s), etc. You must also include the unit of measurement in each answer.

Students caught cheating on this exam will earn a grade of F for the entire course. Other penalties may include suspension and/or dismissal from the university.

**Problem 1** (20 points) The circuit below has a sawtooth wave voltage source with period 4 ms, a diode with  $V_{on} = 0.6$  V, and a resistor R = 9 k $\Omega$ . By KVL and Ohm's Law,  $V_{in} = V_D + V_{out}$ , and  $V_{out} = i_D R - 0.4$ . To analyze this circuit, use the <u>large signal model</u>.




 $V_{in}$  (volts)  $2.0 \xrightarrow{\hspace{1cm}} t \text{ (ms)}$   $-2.0 \xrightarrow{\hspace{1cm}}$ 


- (a) [7 pts.] Express  $V_{out}$  in terms of  $V_{in}$  when the diode is <u>on</u>, and the range of  $V_{in}$  when the diode is on. <u>Show your work.</u>
- (b) [7 pts.] Express  $V_{out}$  in terms of  $V_{in}$  when the diode is <u>off</u>, and the range of  $V_{in}$  when the diode is off. Show your work.

$V_{out} = $	$V_{out} = \underline{\hspace{1cm}}$				
when $\underline{\hspace{1cm}} < V_{in} < \underline{\hspace{1cm}}$	when $< V_{in} <$				

(c) [6 pts.] Plot the output voltage  $V_{out}$  for one period. Label the vertical axis with the voltages, and the horizontal axis with the times at which the behavior of the output changes.



#### Problem 2 (20 points)



$$V_{BEON} = 0.6 \text{ V}; \quad \beta = 100; \quad V_{CESAT} = 0.2 \text{ V}$$


For both parts below, use the information above to find the requested quantities and the transistor state.

(a) [10 pts.] Assume  $V_{in}=1\ V.$  Show your work.

(b) [10 pts.] Assume  $i_C/i_B = 80$ . Show your work.

$$i_B = \begin{bmatrix} & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & \\ & & \\ & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & &$$

**Problem 3** (20 points) In the CMOS circuit below, the nMOS part is correct, but the enclosed pMOS part is incorrect.



- (a) [8 pts.] Complete the truth table for the value of f.
- **(b)** [4 pts.] Explain **in words** how the table for w was obtained.

w is high (1) when

because


w is low (0) when

because

(c) [8 pts.] Draw the correct pMOS portion of the circuit that corresponds to the nMOS portion. Label the inputs w, y, and z clearly.




## Problem 4 (10 points)




Yes

Can  $\overline{F}$  (not F) be implemented with the circuit:



<u>Clearly</u> and <u>fully</u> justify your answer (write neatly):

## Problem 5 (15 points)



Complete the table below. Show your work.

X	Y	a	b	С	d	e	f	g	display
0	. 0								
0	1								
1	0								
1	1								

# Problem 6 (15 points)

Fo	r each of th	e following q	uestions, check the most correct answer.				
(a)	a) It is possible to implement any Boolean function using only NOR gates (and no other kinds of gates).						
		True	☐ False				
(b)	It is possil of gates).	ble to implem	ent any Boolean function using only XNOR gates (and no other kinds				
		True	☐ False				
(c)	(ABC) <sub>16</sub> i	s an even nun	nber.				
		True	False				
(d)	Adding (A	A2) <sub>16</sub> and (5F)	16 leads to overflow on an 8-bit parallel adder.				
		True	☐ False				
(e)	A seven-s	egment displa	ay can be used to display any decimal digit.				
		True	☐ False				