CS433: Computer Architecture - Fall 2022
Homework 2
Total Points: 41 points
All students should solve all problems
Due Date: September 20, 2022 at 10:00 pm CT
(See course information slides for more details)
Directions:

- All students must write and sign the following statement at the end of their homework submission. "I have read the honor code for this class in the course information handout and have done this homework in conformance with that code. I understand fully the penalty for violating the honor code policies for this class." No credit will be given for a submission that does not contain this signed statement.
- On top of the first page of your homework solution, please write your name and NETID, your partner's name and NETID, and whether you are an undergrad or grad student.
- Please show all the work that you used to arrive at your answer. Answers without justification will not receive credit. Errors in numerical calculations will not be penalized. Cascading errors will usually be penalized only once.
- See course information slides for more details.


## Problem 1 [5 points]

Consider two different machines. The first has a single cycle datapath (i.e., a single stage, non-pipelined machine) with a cycle time of 15 ns . The second is a pipelined machine with 5 pipeline stages and a cycle time of 3 ns .

## Part (A) [1 point]

What is the speedup of the pipelined machine versus the single cycle machine assuming there are no stalls?

Solution: The speedup is $\frac{15 n s}{3 n s}=5$.
Grading: 1 point for the correct answer. No deduction for calculation errors.

## Part (B) [2 points]

What is the speedup of the pipelined machine versus the single cycle machine if the pipeline stalls 1 cycle for $25 \%$ of the instructions?

Solution: New CPI $=1+.25 \times 1=1.25$
Since the number of instructions is the same, the speedup is $\frac{C P I_{\text {old }} \times \text { cycle time }}{\text { old }}$. $\times$ In $_{\text {new }} \times$ cycle time $e_{\text {new }} \quad=\frac{1 \times 15 \mathrm{~ns}}{1.25 \times 3 \mathrm{~ns}}=4$.

Grading: 1 point for correct new CPI. 1 point for correct speedup equation. No deduction for calculation errors.

## Part (C) [2 points]

Now consider a 4 stage pipeline machine with a cycle time of 3.1 ns. Again, assuming no stalls, is this implementation faster or slower than the original 5 stage pipeline? Explain your answer.

Solution: The 5 stage machine is faster. This is because it has a smaller cycle time, which results in a faster overall execution time (since there are no stalls, they both have the same CPI).

Grading: 1 point for correct answer. 1 point for explanation.

## Problem 2 [4 points]

Consider two different 5-stage pipeline machines (IF ID EX MEM WB). The first machine resolves branches in the ID stage, uses one branch delay slot, and can fill 80\% of the delay slots with useful instructions. The second machine resolves branches in the EX stage (i.e., it determines whether the branch is taken and the target address of a taken branch in the EX stage) and uses a predict-not-taken scheme. Assume that the cycle times of the machines are identical. Given that $35 \%$ of the instructions are branches, $25 \%$ of branches are taken, and that stalls are due to branches alone, which machine is faster? To get any credit, you must justify your answer.

Solution: For the first machine, a cycle is wasted every time a delay slot can't be filled i.e. for $20 \%$ of the branches. Thus, $C P I=1+0.35 \times .20 \times 1=1.07$.

For the second machine, two cycles are wasted due to the unknown target address for $25 \%$ of the branches. Thus, $C P I=1+.35 \times .25 \times 2=1.175$.

Therefore, the first machine is faster.
Grading: 2 points for the CPI of the first machine. 2 points for the CPI of the second machine. In each case, give one point for correct branch penalty when the prediction/delay slot doesn't work and one point for identifying the correct number of branches to which this penalty applies. No deduction for calculation errors.

## Problem 3 [10 points]

Consider the following loop.
loop:
1.
2.

ADDI R2, R2, \#1
LD R4, 0(R3)
3. $L D R 5,4(R 3)$
4. $A D D R 6, R 4, R 5$
5. MUL R4, R6, R7
6. SUBI R3, R3, \#8
7. BNEZ R2, loop
8. $\quad A D D R 11, R 12, R 13$

## Part (A) [4 points]

Identify all data dependencies (potential data hazards) in the given code snippet. Assume the loop takes exactly one iteration to complete. Specify if the data dependence is RAW, WAW or WAR.

## Solution:

1) 17 (RAW)
2) 24 (RAW)
3) 25 (WAW)
4) 26 (WAR)
5) 34 (RAW)
6) 36 (WAR)
7) 45 (RAW)
8) 45 (WAR)

NOTE: There is no WAR or RAW from 71 because the loop only executes for a single iteration.

Grading: $1 / 2$ point for each correctly identified dependence per pair of instructions (i.e. 4 points for identifying all such dependencies). $-1 / 2$ point for RAR.

## Part (B) [2 points]

Assume a 5 -stage pipeline (IF ID EX MEM WB) without any forwarding or bypassing hardware, but with support for a register read and write in the same cycle. Also assume that branches are resolved in the ID stage and handled by stalling the pipeline. All stages take 1 cycle. Again, the loop takes one iteration to complete. Which dependencies from part (a) cause stalls? How many cycles does the loop take to execute?

Solution: Stalls are caused by dependencies 5 and 7 above. The loop takes 17 cycles. The code would take 12 cycles if there were no stalls ( 5 cycles for the first instruction, then 1 cycle each for the next 7 instructions). The stalls from dependencies 5 and 7 add two cycles each, and the branch flush adds another cycle. Total $=12+2+2+1=17$.

Grading: 1 point for listing dependencies, 1 point for computing number of cycles.

## Part (C) [2 points]

Assume that the pipeline now supports full forwarding and bypassing. Furthermore, branches are handled as predicted-not-taken. As before, the loop takes one iteration to complete. Which dependencies from part (a) still cause stalls and why? How many cycles does the loop take to execute now?

Solution: Dependency 5 still causes a stall because the LD instruction doesn't load the required data till the end of its MEM cycle, whereas the MUL instruction needs that data in the beginning of that particular cycle.
The loop takes 13 cycles. The code would take 12 cycles without stalls (same as described above), and the stall from dependency 5 adds 1 cycle (forwarding reduces the number of stall cycles from 2 to 1 ). Therefore, total cycles $=12+1=13$.

Grading: 1 point for listing dependency and reason, 1 point for computing number of cycles.

## Part (D) [2 points]

If the pipeline from part (c) instead uses a branch delay slot, how would you schedule the instructions in the loop to minimize stalls? For this part, assume the loop takes multiple iterations to complete. Explain your answer.

Solution: Place/reschedule instruction 6 after instruction 7 . Since instruction 6 must always execute, the branch delay slot will always have a useful instruction, regardless of the direction of the branch. Furthermore, instruction 6 will not cause stalls in instructions 2 and 3 of the next cycle because of the forwarding path.

Another option is to place/reschedule instruction 5 after instruction 7. Instruction 5 is independent of instruction 6 , so moving it does not violate any dependencies. Moreover, instruction 5 must always execute, so the branch delay slot will always have a useful instruction, regardless of the direction of the branch. Finally, putting instruction 5 in the branch delay slot will not cause stalls in instructions 2 or 3 of the next cycle.

Grading: 1 point for correct answer. 1 point for explanation.

## Problem 4 [8 points]

High-performance processors often have deep pipelines. Imagine that you have a 10 -stage pipeline in which every stage of the 5 -stage pipeline discussed in class has been split in two with stages labeled IF1, IF2, ID1, ID2, EX1, etc. Data is forwarded from the end of a pair of stages to the beginning of the two stages where they are needed. For example, the output of the second execute stage is forwarded as the input of the first execute stage, still causing a 1 -cycle delay.

## Part (A) [6 points]

For the above 10-stage pipeline, show the timing of the instruction sequence below for the first 15 cycles. Assume full forwarding and bypassing hardware as described above. Assume that branches are (magically) predicted as taken and that there is magic hardware that ensures that branches that are actually taken do not incur any stalls. Also assume that the loop executes for more than one iteration.

```
1 Loop: ld x1, 0(x2) // load x1 from address 0+x2
2 addi x1, x1, #1 // x1 = x1 + 1
3 sd x1, 0(x2) // store x1 at address 0+x2
4 addi x2, x2, #4 // x2 = x2 + 4
5 sub x4, x3, x2 // x4 = x3 - x2
6 bnez x4, Loop // branch to Loop if x4 != 0
```

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | IF1 | IF2 | ID1 | ID2 | EX1 | EX2 | M1 | M2 | W1 | W2 |  |  |  |  | $\ldots$ |
| 2 |  | IF1 | IF2 | ID1 | ID2 | - | - | - | EX1 | EX2 | M1 | M2 | W1 | W2 | $\ldots$ |
| 3 |  |  | IF1 | IF2 | ID1 | - | - | - | ID2 | EX1 | EX2 | - | M1 | M2 | W1 |
| 4 |  |  |  | IF1 | IF2 | - | - | - | ID1 | ID2 | EX1 | EX2 | M1 | M2 | W1 |
| 5 |  |  |  |  | IF1 | - | - | - | IF2 | ID1 | ID2 | - | EX1 | EX2 | M1 |
| 6 |  |  |  |  |  |  |  |  | IF1 | IF2 | ID1 | - | - | - | ID1 |
| 7 |  |  |  |  |  |  |  |  |  | IF1 | IF2 | - | - | - | - |

## Solution:

Reasons for stalls:
2: RAW; $x 1$ is needed at the start of EX1 and is produced at the end of M2.
3: Structural hazard/in-order issue on ID2. Note that the store needs x1 only in M1 and addi produces $x 1$ in EX2, so there is no RAW stall here.
3: x1 is needed in cycle 12 for the MEM stage but can only be forwarded from the end of a pair of stages.
4. Structural hazard on ID1.
5. Structural hazard first on IF2, then RAW on x2.
6. Structural hazard first on IF1. Then RAW hazard in ID1 on $x 4$ (recall that in our pipeline, branches read and use their operands in ID and $x 4$ is not ready until sub's EX2). So ID1 will complete in cycle 15. ID2 will start in cycle 16.
7. Structural hazard on ID1.

Correction from the previous solution: The previous solution did not properly account for the branch being resolved in ID. It also did not account for stall of instruction 3 in cycle 12.

Grading: 1 point per proper instruction pipelining (do not cascade errors between lines) - 6 points total

## Part (B) [2 points]

Assume that in the 5-stage pipeline, the longest stage requires 0.8 ns , and the pipeline register delay is 0.1 ns . What is the clock cycle time of the 5 -stage pipeline? If the 10 -stage pipeline splits all stages in half, what is the cycle time of the 10-stage machine? Assume the pipeline register delay does not change.

## Solution:

$0.8 n s+0.1 \mathrm{~ns}=0.9 \mathrm{~ns}$ for the 5 stage pipeline and $0.8 \mathrm{~ns} / 2+0.1 \mathrm{~ns}=0.5 \mathrm{~ns}$ for the 10 stage pipeline.

Grading: 1 point for each correct clock cycle time, 2 points total.

## Problem 5 [14 points]

For this problem, we will explore a pipeline for a register-memory architecture. The architecture has two instruction formats: a register-register format and a register-memory format. In the register-memory format, one of the operands for an ALU instruction could come from memory.

There is a single memory-addressing mode (offset + base register). The only non-branch register-memory instructions available have the format:

> Op Rdest, Rsrc1, Rscc2
> or
> Op Rdest, Rsrc1, MEM
where Op is one of the following: Add, Subtract, And, Or, Load (in which case Rsrc1 is ignored), or Store. Rscc1, Rsrc2, and Rdest are registers. MEM is a (base register, offset) pair.

Branches compare two registers and, depending on the outcome of the comparison, move to a target address. The target address can be specified as a PC-relative offset or in a register (with no offset). Assume that the pipeline structure of the machine is as follows:

## IF RF ALU1 MEM ALU2 WB

The first ALU stage is used for effective address calculation for memory references and branches. The second ALU stage is used for operations and branch comparison. RF is both decode and register-fetch stage. Assume that when a register read and a register write of the same register occur in the same cycle, the write data is forwarded.

## Part (A) [4 points]

Find the number of adders, counting any adder or incrementor, needed to minimize the number of structural hazards. Justify why you need this number of adders.

Solution: We need three adders - one for each of the two ALUs and one to increment the PC.

Grading: 1 point for each adder, 1 bonus point for the correct answer. Take off $1 / 2$ a point if additional number of adders/incrementers are provided along with the correct answer.

## Part (B) [4 points]

Find the number of register read and write ports and memory read and write ports needed to minimize the number of structural hazards. Justify why you need this number of ports for the register file and memory.

Solution: The register file is used in two pipeline stages; we will have to sum the ports required by both stages to find out how many ports we must have to avoid structural hazards. In the RF stage, we need up to three reads due to the branch instructions which can have three register operands. In the WB stage, we need one write. Therefore, we need three read ports and one write port for the register file.

Memory is accessed in two stages, IF for reading the next instruction from memory and MEM, which can either read or write to memory. So we need two read ports and one write port for memory.

Grading: 2 points for register file ports ( $1 / 2$ point for each port), 2 points for memory ports ( $1 / 2$ point for each port, $1 / 2$ point bonus for correct answer). Take off $1 / 2$ point if additional number of ports are provided along with correct answer.

## Part (C) [3 points]

Will data forwarding from the ALU2 stage to any of ALU1, MEM, or ALU2 stages reduce or avoid stalls? Explain your answer for each stage.

Solution: The result of ALU2 could be used in the ALU1 stage or the ALU2 stage, and so forwarding to those stages is beneficial. There are instances where ALU2 to MEM forwarding is required to avoid a stall. E.g.,

ADD R1 R2 R3
Some other Instruction
STORE R1 0(R4)
If there is forwarding from ALU2 to MEM then we will avoid a stall.
Grading: 1 point for each stage.

## Part (D) [3 points]

Will data forwarding from the MEM stage to any of ALU1, MEM, or ALU2 stages reduce or avoid stalls? Explain your answer for each stage.

Solution: The result of a memory access could be used in the ALU1 stage, and so forwarding to the ALU1 stage is beneficial. Forwarding to ALU2 is not needed since ALU2 comes after MEM. MEM to MEM forwarding is also required. E.g.,

LOAD R1 0(R2)
STORE R1 0(R3)
Grading: 1 point for each stage.

