Page Table: Status Bits

CS 423 - The University of Illinois Wade Fagen-Ulmschneider

Review: Page Tables





Review: Eviction Policies

- ★ Various Eviction Policies:
 - FIFO
 - LRU
 - LFU
 - NRU / "Second Chance"
 - Optimal

Page Table: Status Bits (x64)

★ As part of the Page Table Entry (PTE), all operating systems will maintain "status bits" about the page. On an x64 system:

63	62 59	58	52	2 51													32
N X	Usage depends on CR4.PKE (see below)		Available		P (This is an architectural li	hysi mit.	cal-Page A given ii	Bas	e Ao men	ddres tatior	ss 1 may	y sup	port	fewe	er bit	s.)	
31					12	11		9	8	7	6	5	4	3	2	1	0
		Phys	sical-Page Base Ad	ldress			AVL		G	PA T	D	A	P C D	P W T	U / S	R / W	Р

Figure 5-21. 4-Kbyte PTE—Long Mode



Source: AMD64 Architecture Programmer's Manual, Volume 2: System Programming https://www.amd.com/system/files/TechDocs/24593.pdf

63	62 59	58	52 5	51													32
N X	Usage depends on CR4.PKE (see below)	Available			P (This is an architectural li	hysi imit.	cal-Page A given in	Base	e Ac	dres tation	ss n may	y sup	port	fewe	r bits	s.)	
31					12	11		9	8	7	6	5	4	3	2	1	0
		Physical-Page Base A	Addre	ss			AVL		G	PA T	D	A	P C D	P W T	U / S	R / W	Р

"No Execute Bit" (NX): Should the page's content be executed?

- "When the NX bit is set to 1, code cannot be executed from the mapped physical pages."
- We don't want to execute stack/heap memory.
- The NX bit reduces many types of "buffer overflow" exploits where it was possible to override the return pointer in a function's stack frame and run code placed earlier in the buffer.



63	62 59	58	52 51	32
N X	Usage depends on CR4.PKE (see below)	Available		Physical-Page Base Address (This is an architectural limit. A given implementation may support fewer bits.)
31				12 11 9 8 7 6 5 4 3 2 1 0
		Physical-Page Bas	e Address	AVL G PA T D A P U R D T S W

"Present Bit" (P): Is the page in physical memory?

• "When the P bit is cleared to 0, the table or physical page is not loaded in physical memory. When the P bit is set to 1, the table or physical page is loaded in physical memory. "

63	62 5	58		52	51													32
N X	Usage depend on CR4.PKE (see below)	s	Available			P (This is an architectural li	hysi mit.	cal-Page A given ii	Bas	e Ao men	ddres tatior	ss n may	y sup	port	fewe	er bit	s.)	
31						12	11		9	8	7	6	5	4	3	2	1	0
		Η	Physical-Page Base A	ddro	ess			AVL		G	PA T	D	A	P C D	P W T	U / S	R / W	Р

"Read/Write Bit" (R/W): Is the page writable?

• "When the R/W bit is cleared to 0, access is restricted to read-only. When the R/W bit is set to 1, both read and write access is allowed."



Source: AMD64 Architecture Programmer's Manual, Volume 2: System Programming https://www.amd.com/system/files/TechDocs/24593.pdf

63	62	59	58		52	51													32
N X	Usage dep on CR4.I (see bel	pends PKE low)		Available			This is an architectural l	hys imit	ical-Page . A given i	Bas	se Ao men	ddre: tation	ss n may	y sup	port	fewe	r bit	s.)	
31							12	11		9	8	7	6	5	4	3	2	1	0
			Ph	ysical-Page Base	e Add	ress			AVL		G	PA T	D	A	P C D	P W T	U / S	R / W	Р

"User/Supervisor" Bit (U/S): Is the user-accessible?

• "When the U/S bit is cleared to 0, access is restricted to supervisor level (CPL 0, 1, 2). When the U/S bit is set to 1, both user and supervisor access is allowed."



Source: AMD64 Architecture Programmer's Manual, Volume 2: System Programming https://www.amd.com/system/files/TechDocs/24593.pdf

63	62 59	58	52	51												32
N X	Usage depends on CR4.PKE (see below)	Available			Phys (This is an architectural limit	sical-Page it. A given in	Bas	e Ao men	dres tation	ss n may	y sup	port	fewe	r bit:	s.)	
31					12 11	1	9	8	7	6	5	4	3	2	1	0
		Physical-Page Base	Addre	ess		AVL		G	PA T	D	A	P C D	P W T	U / S	R / W	Р

"Accessed" Bit (A): Has this page been (recently accessed)?

- "The A bit is set to 1 by the processor the first time the table or physical page is either read from or written to. The A bit is never cleared by the processor. Instead, software must clear this bit to 0 when it needs to track the frequency of table or physical-page accesses."
- As a Operating System, we decide when to clear the A bit!

63	62 5	9 58		52	51													32
N X	Usage depend on CR4.PKE (see below)	s	Available			P (This is an architectural l	hysi imit.	ical-Page A given i	Bas	se Ao men	ddres tatior	ss n may	y sup	port	fewe	er bit	s.)	
31						12	11		9	8	7	6	5	4	3	2	1	0
			Physical-Page Base A	Addre	ess			AVL		G	PA T	D	A	P C D	P W T	U / S	R / W	Р

"Dirty" Bit (D): Has the contents of this page been modified?

- "The D bit is set to 1 by the processor the first time there is a write to the physical page. The D bit is never cleared by the processor. Instead, software must clear this bit to 0 when it needs to track the frequency of physical page writes."
- As a Operating System, we decide when to clear the D bit!

63	62 59	58	52 51	32
N X	Usage depends on CR4.PKE (see below)	Available		Physical-Page Base Address (This is an architectural limit. A given implementation may support fewer bits.)
31				12 11 9 8 7 6 5 4 3 2 1 0
		Physical-Page Base	e Address	$\begin{array}{c c} AVL & G \\ \hline PA \\ T \\ \end{array} \begin{array}{c c} P & P \\ A \\ \hline D \\ \end{array} \begin{array}{c c} P & P \\ C \\ D \\ \end{array} \begin{array}{c c} W \\ H \\ C \\ W \\ \end{array} \begin{array}{c c} P \\ H \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ P \\ P \\ P \\ \end{array} \begin{array}{c c} P \\ \end{array} \begin{array}{c c} P \\ P $

"Available to Software" Bits (AVL): Three bits for the OS to use for

any purpose.

• "These bits are not interpreted by the processor and are available for use by system software."



Page Table: Status Bits (ARMv8)

★ An ARM processor has many similar status bits for PTEs:



Status Bits

- ★ Page Table Entry status bits allow the kernel to know the "state" of a page, and use several bits for implementing page eviction schemes.
- ★ Many aspects of paging is built into hardware for speed, preventing the need for a trap to kernel for every memory access.

Page Table: Multi-level Page Tables

CS 423 - The University of Illinois Wade Fagen-Ulmschneider

Page Tables Sizes

★ In the previous lecture, we saw the Page Table Entry for an x64 system:

63	62 59 58	8 52 5	32
N X	Usage depends on CR4.PKE (see below)	Available	Physical Page Base Address (This is an architectural limit. A given implementation may support fewer bits.)
31	30		12 11 9 8 7 6 5 4 3 2 1 0
Pl Pa Ba Ac	hy ge ise Idr	Reserved, MBZ	P A TAVLGIDAP CP WUR /ATSW

...each entry uses 64 bits, or 8B, of memory!

Source: AMD64 Architecture Programmer's Manual, Volume 2: System Programming https://www.amd.com/system/files/TechDocs/24593.pdf



Page Tables Sizes

- ★ Known:
 - In many x64 systems (including our VM), each **page is 4 KiB**.
 - On x64 systems, **each PTE is 8 B in size**.
- \star If we have a system that has 16 GiB of RAM:

Page Tables Sizes

- ★ Known:
 - In many x64 systems (including our VM), each **page is 4 KiB**.
 - On x64 systems, **each PTE is 8 B in size**.

 \star If we have a system that has 16 GiB of RAM:

- 16 GiB memory / 4 KiB pages = **4 MiB pages /process**.
- o 4 MiB pages * 8 B / PTE =

32 MiB overhead for every page table (!!!!)

Remember each process has its own page table.

Multi-Level Page Table

★ In a given process, most of the allocated memory is in a small region of the full memory space:



Multi-Level Page Table

★ In a given process, most of the allocated memory is in a small region of the full memory space:

★ Design Idea:

- Why not use a tree-like structure to populate only the needed leaves of "memory tree"?
- Why not have each "node" in the tree be really small (maybe fit within a page)?



★ The x64 architecture does uses a multi-level lookup:



Ι

Source: AMD64 Architecture Programmer's Manual, Volume 2: System Programming <u>https://www.amd.com/system/files/TechDocs/24593.pdf</u>

★ Each entry is (effectively) a PTE at each level:

03 02		52 51											3
N X	Available	Page (This is an architectural	-Direc limit. A	ctory-Pointe A given imple	r Ba men	se A	ddres n may	sup	port	fewe	er bit	s.)	
1			12	11 9	8	7	6	5	4	3	2	1	(
	Page-Directory-Point	er Base Address		AVL	M B Z	M B Z	I G N	A	P C D	P W T	U / S	R / W]
3 62	Figure	5-18. 4-Kbyte PML4	E-L	Oirectory Ba	se A	ddre	SS						3
C .	Available	(This is an architectural	limit. A	A given imple	men	tation	n may	sup	port	fewe	r bit	s.)	
1	Page-Directory B	ase Address	12	AVL	I G N	0	I G N	A	4 P C D	P W T	2 U / S	R / W	I
	Figuro	5-19. 4-Kbyte PDPE	-L	ong Mo	de								
3 62 1	Available	52 51 (This is an architectural	Page limit. /	-Table Base A given imple	Ado	lress tation	n may	sup	port	fewe	r bit	s.)	3
3 62 4 7	Available	52 51 (This is an architectural	Page limit. /	-Table Base A given imple 11 9	Ado men 8	tation	n may	sup 5	oport 4	fewe	r bit	s.) 1	3

Ι

Source: AMD64 Architecture Programmer's Manual, Volume 2: System Programming https://www.amd.com/system/files/TechDocs/24593.pdf

Multi-Level Page Tables

- ★ Since the memory address space for a given process is usually sparse, the "tree" is very sparse:
 - The highest-level page table may have only a few entries.
 - All other entries are "NULL" and do not need to be allocated until used.
 - Translation Lookaside Buffers (TLBs) and other hardware optimize the lookup+caching of page tables.



Page Size?

 \star What is the ideal page size?



Ι

Page Size?

★ What is the ideal page size?

Small Page Size (ex: 4 KiB):

- ★ "Locality of Reference" tends to be relatively small.
- ★ Small pages require minimal I/O during a page fault.
- ★ Very little fragmentation.
- ★ However, requires many level multi-level page table.

Large Page Size (ex: 1 GiB):

- ★ Small page table, minimal levels in a multi-level page table.
- ★ Internal fragmentation (cannot allocate smaller than page size)
- ★ Large I/O transfers during page faults, impacts system performance.

Page Size?

 \star What is the ideal page size?



Memory: Thrashing

CS 423 - The University of Illinois Wade Fagen-Ulmschneider

★ Page eviction occurs when a system has filled all available memory.

• What happens when this happens often? Remember: Each Page Fault is likely a **SLOW** disk I/O operation!

\star System is in a page faulting constantly.

- Pages are being evicted almost as soon as they're paged in.
 ⇒
- Processes are blocked waiting for disk I/O for their pages to be paged in -- CPU begins to be idle waiting for CPU operations just to get paged in!
 ⇒
- On server/clusters, new jobs may be launched/assigned due to low CPU utilization.
 ⇒
- More pages are requested and the **cycle gets even worse**!





★ In a memory-constrained system:



- ★ Thrashing should always be avoided and wastes resources (ex: CPU).
 - More total progress can be made over a fixed period of time when thrashing is avoided; total progress is lost with thrashing.
 - Each process has an ideal "**working set**" of pages to minimize the rate of page faults.

Working Set

- ★ The Working Set models the number of pages needed for a given process to minimize the page fault rate.
 - A generalized model that follows the principle of locality.
 - Helps to explore the effect of thrashing on a system



★ Idea: As the number of page frames incase above a threshold, the number of page faults drop dramatically!

Working Set

★ ...but is this **always true**?

Memory: Belady's Anomaly

CS 423 - The University of Illinois Wade Fagen-Ulmschneider

Belady's Anomaly

 \star Consider the following access of five pages:

A B C D A B E A B C D E



Optimal w/ 3 RAM pages:





FIFO w/ 3 RAM pages: Α B E A В С D B C D E Α

FIFO w/ 4 RAM pages:



Ι

Belady's Anomaly

- ★ Increasing the number of page frames affects the order in which items are removed.
 - For certain memory access patterns, this can actually increase the page fault rate! (!!)
- ★ Belady's Anomaly is reference string dependent; intuition about increasing page count still holds in general case.