

Operating Systems Design (CS 423)

Elsa L Gunter
2112 SC, UIUC

<http://www.cs.illinois.edu/class/cs423/>

Based on slides by Roy Campbell, Sam King, and
Andrew S Tanenbaum

3/12/11

1

Illusions Provided by Address Space

- Address independence
 - Same address in different processes not conflicting with each other
 - Eg Same address for stack
- Protection
 - One process cannot access the data of another
 - Secret data, protected code
- Virtual memory
 - 64 bit address space, memory many 4 G

3/14/11

2

Memory Allocation Provides?

- Which of these does Memory Allocation accomplish?
- Address independence?
- Protection?
- Virtual memory?

3/14/11

3

Memory Allocation Provides?

- Which of these does Memory Allocation accomplish?
- Address independence?
 - No
- Protection?
- Virtual memory?

3/14/11

4

Memory Allocation Provides?

- Which of these does Memory Allocation accomplish?
- Address independence?
 - No
- Protection?
 - No
- Virtual memory?

3/14/11

5

Memory Allocation Provides?

- Which of these does Memory Allocation accomplish?
- Address independence?
 - No
- Protection?
 - No
- Virtual memory?
 - Yes

3/14/11

6

Memory Allocation Provides?

- Which of these does Memory Allocation accomplish?
 - Address independence?
 - No
 - Protection?
 - No
 - Virtual memory?
 - Yes
 - We need a new abstraction!

3/14/11

7


Paging

- Allocate physical memory in terms of fixed-size chunk
 - Fixed unit easier to allocate
 - Any free physical page (page frame) can store any virtual page
- Virtual address
 - Virtual page # (high bits of address)
 - Offset (low bits of address, e.g., bits 11-0 for 4k page)
- Each process has own pages, page table

3/12/11

8

Translation Table: Page Table



■ Fig 3.9 from Tanenbaum

3/12/11

9

Translation Process

```

If(virtual page is invalid or non-
resident or protected) {
    trap to OS fault handler
} else {
    physical page # =
    pageTable[virtpage#].physPageNum
}
  
```

3/12/11

10

Translation Process

- What must change on a context switch?

3/12/11

11

Translation Process

- What must change on a context switch?
 - Page table must be replaced
- Each virtual page can be in physical memory or swapped out to disk (called paged)

3/12/11

12

Resident Pages

- How does the processor know that a virtual page is not in memory?

3/12/11

13

Resident Pages

- How does the processor know that a virtual page is not in memory?
 - A bit in the page table entry
- Resident** means virtual page is in memory
- NOT an error for program to access non-resident page

3/12/11

14

Valid Pages Accesses

- Pages can have different protections
 - Read, write, execute
- Valid** means that a virtual page is legal for the program to access
 - E.g. page not part of the address space is invalid page
- IS an error to try to access an invalid page

3/12/11

15

Valid vs Resident

- Who makes a page resident / non-resident?
- Who makes a virtual page valid / invalid?
- Why would a process want one of its virtual pages to be invalid?

3/12/11

16

Valid vs Resident

- Who makes a page resident / non-resident?
 - OS
- Who makes a virtual page valid / invalid?
 - (user) program
- Why would a process want one of its virtual pages to be invalid?
 - Security, and general protection from self

3/12/11

17

Gen Structure of Page Table Entry




Figure 3-11. A typical page table entry.

Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall, Inc. All rights reserved. 0-13-600663-9

Multi-level Translation

- Standard page table is a simple array
 - Might take huge amounts of memory for sparse address space (think 64 bit machines)
 - Multi-level translation changes this to a tree
 - Point: only some branches in memory
- Ex: two-level page table on 32 bit machine
 - Level 1 – virtual address bits 31-22 index
 - Level 2 – virtual address bits 21-12 index
 - Offset: bits 11-0 (4KB page)

3/14/11

19

Entry Layouts from Intel Manual





Figure 3-14. Format of Page-Directory and Page-Table Entries for 4-KByte Pages and 32-Bit Physical Addresses

3/14/11


20

Translating 32 bit Virtual Address




21

Translating 32 bit Virtual Address



22

Translating 64 bit Virtual Address



23