

# Application Perspective



### Data Structure: Page Table

A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages

o Per-process kernel data structure in RAM memory



### Page Hit

**n** Reference to VM address that is in physical memory (RAM hit)



### Page Fault

**n** Reference to VM address that is not in physical memory (RAM miss)



#### **n** Page miss causes page fault (an exception)



Page fault handler selects a victim to be evicted (here VP 4)



#### **n** Loads new page into freed frame



#### **n** Offending instruction is restarted: page hit!



# Virtual Memory

- **Page table has to be in main memory. If each process has a 4Mb** page table, the amount of memory required to store page tables would be unacceptably high
	- $\circ$  32bits address space  $\rightarrow$  2<sup>32</sup> =4GB
	- $\circ$  PTE size = 4bytes
	- $\circ$  page size 4KB=2<sup>12</sup>  $\rightarrow$  (2<sup>32-12</sup>)x 4bytes =4MB size of page table **TOO BIG!**

#### **How can we reduce memory overhead due to paging mechanism?**





# Page Table Size

#### **n** Suppose

- $\circ$  4KB (2<sup>12</sup>) page size, 64-bit address space, 8-byte PTE
- **How big does the page table need to** be?

# Page Table Size

#### **n** Suppose

- $\circ$  4KB (2<sup>12</sup>) page size, 64-bit address space, 8-byte PTE
- **How big does the page table need to** be?
	- $\circ$  32,000 TB!
	- $2^{64}$  \* 2<sup>-12</sup> \* 2<sup>3</sup> = 2<sup>55</sup> bytes

# Virtual Memory

- How can we reduce memory overhead due to paging mechanism?
- Most virtual memory schemes use a two-level (or more) scheme to store large page tables in kernel memory and second level can be swapped out to disk rather than always being in physical memory
	- $\circ$  First level is a root page table (always in kernel memory) and each of its entries points to a second level page table stored in kernel memory (if allocated) or swapped out to disk
	- $\circ$  If root page table has X entries and each 2<sup>nd</sup> level page table has Y entries, then each process can have up to X\*Y pages
	- $\circ$  Size of each second level page table is equal to the page size





### Two level hierarchical page table

- Example of a two-level scheme with 32-bit virtual address
	- $\circ$  Assume byte-level addressing and 4-Kb pages (2<sup>12</sup>)
	- $\circ$  The 4-Gb (2<sup>32</sup>) virtual address space is composed of 2<sup>20</sup> pages
	- $\circ$  Assume each page table entry (PTE) is 4 bytes
	- $\circ$  Total user page table would require 4-Mb (2<sup>22</sup> bytes); it can be divided into 2<sup>10</sup> pages (second level page tables) mapped by a root table with 210 PTEs and requiring 4-Kb
	- $\degree$  10 most significant bits of a virtual address are used as index in the root page table to identify a second level page table
	- $\circ$  If required page table is not in main memory, a page fault occurs
	- $\circ$  Next 10 bits of virtual address are used as index in the page table to map virtual address to physical address

Virtual address (32 bits  $\rightarrow$  4 Gbyte virtual address space)





### Two level page table hierarchy

**virtual address (32 bits)**! **addresses a byte in VM**



\*32 bits aligned onto a 4-KByte boundary.







### Multilevel Page Tables

- What happens on a page fault?
	- $\circ$  MMU looks up index in root page table to get  $2^{nd}$  level page table
	- $\circ$  MMU tries to access 2<sup>nd</sup> level page table
		- May result in another page fault to load the  $2<sup>nd</sup>$  level page table!
	- $\circ$  MMU looks up index in 2<sup>nd</sup> level page table to retrieve physical page address and loads the page in physical memory from disk
	- $\circ$  CPU re-executes the faulty instruction and accesses the physical memory address

# Multilevel Page Tables

#### **lssue**

- o Page translation has very high overhead
- o Up to three memory accesses plus two disk I/Os



# Speeding up Translation: TLB

#### **Page table entries (PTEs) are cached**

- $\circ$  PTEs may be evicted by other memory references
- $\circ$  PTE hit still requires a small cache access delay
- Solution: Translation Lookaside Buffer (TLB)
	- Small, dedicated, fast hardware cache of PTEs in MMU
	- $\circ$  Contains complete page table entries for small number of pages
	- $\circ$  TLB is a "set associative cache"; hence, the processor can query in parallel the TLB entries to determine if there is a match
	- o TLB works like a memory cache and it exploits "principle of locality"



### Translation Lookaside Buffer: example of a simplified TLB



**well as the corresponding PTE** 



# TLB Function

- When a virtual address is presented to MMU, the hardware checks TLB by comparing a set of entries simultaneously.
- **n** If match is valid, the frame  $#$  is taken from TLB without going through page table.
- $\blacksquare$  If a match is not found
	- $\circ$  MMU detects miss and does a regular page table lookup.
	- $\circ$  It then evicts one old entry out of TLB and replaces it with the new one; so next time, the PTE for that page will be found in TLB.



### Page Table Problem (from Tanenbaum)

#### Suppose

- $\circ$  32-bit virtual address space
- o Two-level page table
- $\circ$  Virtual addresses split into a 9-bit top-level page table field, an 11-bit second-level page table field, and an offset
- Question: How large are the pages and how many are there in the address space?
	- o Offset
	- o Page size
	- $\circ$  # virtual pages



### Page Table Problem (from Tanenbaum)

#### Suppose

- 32-bit address
- $\circ$  Two-level page table
- $\circ$  Virtual addresses split into a 9-bit top-level page table field, an 11-bit second-level page table field, and an offset
- Question: How large are the pages and how many are there in the address space?
	- o Offset 12 bits
	- $\circ$  Page size 2<sup>12</sup> bytes = 4 KB
	- $\circ$  # virtual pages  $(2^{32}/2^{12}) = 2^{20}$
	- $\circ$  Note: driven by number of bits in offset
		- Independent of size of top and 2<sup>nd</sup> level tables

- PTEs have permission bits
	- Page fault handler checks these before remapping
		- o If violated, send process SIGSEGV (segmentation fault)





Process 1 creates a shared memory object "/shm\_obj" (with shm\_open)



- <sup>n</sup> Process 1 creates a shared memory object "/shm\_obj" (with shm\_open)
- Process 1 maps "/shm\_obj" in its virtual address space using mmap



- Process 2 opens the same shared memory object "/shm\_obj" (with shm\_open)
- Process 2 maps "/shm\_obj" in its virtual address space using mmap

 $\rightarrow$  Notice how the virtual addresses can be different

# Protection + Sharing Example

- **fork()** creates **exact** copy of a process
	- Lots more on this next week...
- **Notal Millen** We fork a new process, all of the memory is duplicated for the child
	- ¡ Does it make sense to make a copy of **all** of its memory?
	- $\circ$  What if the child process doesn't end up touching most of the memory the parent was using?

### Performance + Sharing

- Some processes may need to access the same memory
- Copy-on-Write (COW)
	- Allows parent and child processes to initially share the **same** pages in memory
	- $\circ$  Only copy page if one of the processes modifies the shared page
	- More efficient process creation



- 1. Parent forks a child process
- 2. Child gets a copy of the parent's page tables



All pages (both parent and child) marked read-only o Why?



What happens when the child reads the page?

o It just accesses same memory as parent .... Niiiiiice!



What happens when the child writes the page?

- Protection fault occurs (page is read-only!)
- o OS copies the page and maps it R/W into the child's addr space



What happens when the child writes the page?

- o Protection fault occurs (page is read-only!)
- o OS copies the page and maps it R/W into the child's addr space



# **Sharing Code Segments**

#### Shell #1

