

Application Perspective



Data Structure: Page Table

 A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages

• Per-process kernel data structure in RAM memory



Page Hit

Reference to VM address that is in physical memory (RAM hit)



Page Fault

Reference to VM address that is not in physical memory (RAM miss)



Page miss causes page fault (an exception)



 Page fault handler selects a victim to be evicted (here VP 4)



Loads new page into freed frame



3

Offending instruction is restarted: page hit!



)

Virtual Memory

- Page table has to be in main memory. If each process has a 4Mb page table, the amount of memory required to store page tables would be unacceptably high
 - 32bits address space \rightarrow 2³² =4GB
 - PTE size = 4bytes
 - page size $4KB=2^{12} \rightarrow (2^{32-12})x$ 4bytes =4MB size of page table **TOO BIG!**

How can we reduce memory overhead due to paging mechanism?

_	Virtual address	
	Page number	Offset
	Dago tablo optry (DTE)	
V		-
	PA other control bits	Frame number
/		



Page Table Size

Suppose

- 4KB (2¹²) page size, 64-bit address space, 8-byte PTE
- How big does the page table need to be?

11

Page Table Size

Suppose

- 4KB (2¹²) page size, 64-bit address space, 8-byte PTE
- How big does the page table need to be?
 - 32,000 TB!
 - \circ 2⁶⁴ * 2⁻¹² * 2³ = 2⁵⁵ bytes

Virtual Memory

- How can we reduce memory overhead due to paging mechanism?
- Most virtual memory schemes use a two-level (or more) scheme to store large page tables in kernel memory and second level can be swapped out to disk rather than always being in physical memory
 - First level is a root page table (always in kernel memory) and each of its entries points to a second level page table stored in kernel memory (if allocated) or swapped out to disk
 - If root page table has X entries and each 2nd level page table has Y entries, then each process can have up to X*Y pages
 - Size of each second level page table is equal to the page size





Two level hierarchical page table

- Example of a two-level scheme with 32-bit virtual address
 - Assume byte-level addressing and 4-Kb pages (2¹²)
 - The 4-Gb (2³²) virtual address space is composed of 2²⁰ pages
 - Assume each page table entry (PTE) is 4 bytes
 - Total user page table would require 4-Mb (2²² bytes); it can be divided into 2¹⁰ pages (second level page tables) mapped by a root table with 2¹⁰ PTEs and requiring 4-Kb
 - 10 most significant bits of a virtual address are used as index in the root page table to identify a second level page table
 - If required page table is not in main memory, a page fault occurs
 - Next 10 bits of virtual address are used as index in the page table to map virtual address to physical address

Virtual address (32 bits \rightarrow 4 Gbyte virtual address space)

10 bits root table index	10 bits page table index	Offset
--------------------------	--------------------------	--------



Two level page table hierarchy

virtual address (32 bits) -> addresses a byte in VM



*32 bits aligned onto a 4-KByte boundary.



4-byte PTEs

Multilevel Page Tables

- What happens on a page fault?
 - MMU looks up index in root page table to get 2nd level page table
 - MMU tries to access 2nd level page table
 - May result in another page fault to load the 2nd level page table!
 - MMU looks up index in 2nd level page table to retrieve physical page address and loads the page in physical memory from disk
 - CPU re-executes the faulty instruction and accesses the physical memory address

Multilevel Page Tables

Issue

- Page translation has very high overhead
- Up to three memory accesses plus two disk I/Os



Speeding up Translation: TLB

Page table entries (PTEs) are cached

- PTEs may be evicted by other memory references
- PTE hit still requires a small cache access delay
- Solution: Translation Lookaside Buffer (TLB)
 - Small, dedicated, fast hardware cache of PTEs in MMU
 - Contains complete page table entries for small number of pages
 - TLB is a "set associative cache"; hence, the processor can query in parallel the TLB entries to determine if there is a match
 - TLB works like a memory cache and it exploits "principle of locality"



Translation Lookaside Buffer: example of a simplified TLB





TLB Function

- When a virtual address is presented to MMU, the hardware checks TLB by comparing a set of entries simultaneously.
- If match is valid, the frame # is taken from TLB without going through page table.
- If a match is not found
 - MMU detects miss and does a regular page table lookup.
 - It then evicts one old entry out of TLB and replaces it with the new one; so next time, the PTE for that page will be found in TLB.



Page Table Problem (from Tanenbaum)

Suppose

- 32-bit virtual address space
- Two-level page table
- Virtual addresses split into a 9-bit top-level page table field, an 11-bit second-level page table field, and an offset
- Question: How large are the pages and how many are there in the address space?
 - o Offset
 - Page size
 - # virtual pages

Page Table Problem (from Tanenbaum)

Suppose

- 32-bit address
- Two-level page table \bigcirc
- Virtual addresses split into a 9-bit top-level page table Ο field, an 11-bit second-level page table field, and an offset
- Question: How large are the pages and how many are there in the address space?
 - Offset 12 bits \bigcirc
 - Page size 2^{12} bytes = 4 KB Ο
 - # virtual pages $(2^{32} / 2^{12}) = 2^{20}$ Ο
 - Note: driven by number of bits in offset Ο
 - Independent of size of top and 2nd level tables



- PTEs have permission bits
 - Page fault handler checks these before remapping
 - If violated, send process SIGSEGV (segmentation fault)





Process 1 creates a shared memory object "/shm obj" (with shm open)



- Process 1 creates a shared memory object "/shm obj" (with shm open)
- Process 1 maps "/shm_obj" in its virtual address space using mmap



- Process 2 opens the same shared memory object "/shm obj" (with shm open)
- Process 2 maps "/shm_obj" in its virtual address space using mmap

➔ Notice how the virtual addresses can be different

Protection + Sharing Example

- fork() creates exact copy of a process
 - Lots more on this next week...
- When we fork a new process, all of the memory is duplicated for the child
 - Does it make sense to make a copy of **all** of its memory?
 - What if the child process doesn't end up touching most of the memory the parent was using?



Performance + Sharing

- Some processes may need to access the same memory
- Copy-on-Write (COW)
 - Allows parent and child processes to initially share the same pages in memory
 - Only copy page if one of the processes modifies the shared page
 - More efficient process creation

- 1. Parent forks a child process
- 2. Child gets a copy of the parent's page tables



All pages (both parent and child) marked read-only
Why?



What happens when the child reads the page?

• It just accesses same memory as parent Niiiiiiice!



What happens when the child writes the page?

- Protection fault occurs (page is read-only!)
- OS copies the page and maps it R/W into the child's addr space



What happens when the child writes the page?

- Protection fault occurs (page is read-only!)
- OS copies the page and maps it R/W into the child's addr space



Sharing Code Segments

Shell #1



Copyright ©: University of Illinois CS 241 Staff

35