

Bit Manipulation: Binary Addition

For the past two lectures we have focused on the first foundation:

DATA. Today, we are going to begin the transition away from data and into how data applies to the **CPU.** Binary addition work just like decimal addition, but with only **0s** and **1s**:

$$\begin{array}{r} 0b\ 010011 \\ +\ 0b\ \underline{001001} \end{array}$$

$$\begin{array}{r} 0b\ 0011 \\ +\ 0b\ \underline{0111} \end{array}$$

$$\begin{array}{r} -42 \\ -\ \underline{32} \end{array}$$

$$\begin{array}{r} 31 \\ +\ \underline{42} \end{array}$$

Negative Numbers: _____

$$\begin{array}{r} 0b\ 010011 \\ -\ 0b\ \underline{001001} \end{array}$$

$$\begin{array}{r} 0b\ 0011 \\ -\ 0b\ \underline{0111} \end{array}$$

Overflow Detection in Two's Complement:

Two's Complement

The Two's Complement is a way to represent signed (ex: positive vs. negative) numbers in a way _____!

Towards Multiplication

With Two's Complement, we can add and subtract numbers! What about more complex operations?

$$10 \times 2 =$$

$$10 \times 4 =$$

$$10 \times 9 =$$

For simplicity, let's imagine running on an 7-bit machine:

$$-17 =$$

$$-4 =$$

$$-1 =$$

Bit Shift Operations:

1. [Left Shift]:

2. [Right Shift]:

Logic Gates and Truth Tables

We can begin to define the building blocks of the CPU by basic instructions with input bits and output bits through **logical gates**.

- By convention, you will see that the input bits are labeled **A** and **B** by default.

Logic Gate #1:

Logic Gate #2:

Logic Gate #3:

Logic Gate Challenge: A XOR B

Truth Table: Binary Addition

Can we design a circuit to complete the binary addition?

Half Adder:

A	B	A + B	<u>S</u> UM	<u>C</u> ARRY

Truth Table for a Half Adder

Circuit Diagram for a “Half Adder”:

Full Adder:

A	B	CARRY _{in}			SUM	CARRY _{out}

Truth Table for a Full Adder

Circuit Diagram for a “Full Adder”:

Chaining Circuits Together: _____

Disadvantages: