Question 1: Single-cycle CPU implementation (40 points)

On the last page of the exam is a single-cycle datapath for a machine **very different** than the one we saw in lecture. It supports the following (complex) instructions:

All instructions use the same format (shown below), but not all instructions use all of the fields.

Field	op	rs	rt	rd	imm			
Bits	31-26	25-21	20-16	15-11	10-0			

Part (a)

For each of the above instructions, specify how the control signals should be set for correct operation. Use **X** for **don't care**. ALUOp can be **ADD**, **SUB**, **SLL**, **PASS_A**, or **PASS_B** (*e.g.*, PASS_A means pass through the top operand without change). Full points will only be awarded for the fastest implementation. (20 points)

inst	ALUsrc1	ALUsrc2	ALUsrc3	ALUop1	ALUop2	MemRead	MemWrite	RegWrite	
lw_add	X	1	0	X	ADD	1	0	1	
addi_st	1	0	X	ADD	X	0	1	0	
sll_add	1	1	1	SLL	ADD	0/X	0	1	

Part (b)

Given the functional unit latencies as shown to the right, compute the minimum time to perform each type of instruction. Explain. (15 points)

Func. Unit	Latency
Memory	3 ns
ALU	4 ns
Register File	2 ns

inst	Minimum time	Explain
lw_add	14ns	IMEM (3ns) + RF_read (2ns) + DMEM (3ns) + ALU (4ns) + RF_write (2ns)
addi_st	12ns	IMEM (3ns) + RF_read (2ns) + ALU (4ns) + DMEM (3ns)
sll_add	15ns	IMEM (3ns) + RF_read (2ns) + ALU (4ns) + ALU (4ns) + RF_write (2ns)

Part (c)

What is the CPI and cycle time for this processor? (5 points)

Since the processor is a single-cycle implementation, the CPI is 1. The cycle time is set by the slowest instruction, which in this case is the sll_add, yielding a clock period of 15ns.

Question: Pipelining (45 points)

Part (a)

Give a non-computing example of pipelining not involving laundry. (5 points)

Bucket brigages, Subway sandwich assembly, airport security, fast-food restaurant drive throughs.

Part (b)


Assume you have 10 items to process. If you can pipeline the processing into 5 steps (perfectly balancing the pipeline stages), how much faster does pipelining enable you to complete the process? You can leave your answer as an expression. (10 points)

It takes 4 steps to fill the pipeline and then one item is completed each cycle thereafter. The cycle time should be 1/5th as long. So...

Speedup = (old exec time)/(new exec time) = $10 / (14 * 1/5) = 50/14 = \sim 3.57$ times faster.

Question, continued

Consider the following MIPS code:



Part (c) Label all dependences within one iteration of this code (not just the ones that will require forwarding). One iteration is defined as the instructions between the sub and bgt *inclusive*. (10 points)

Part (d) The above code produces the pipeline diagram shown below when run on a 5-stage MIPS pipeline with stages IF (fetch), ID (decode), EX (execute), MEM (memory) and WB (write-back).

Note: stalls are indicated by –, and registers can be read in the same cycle in which they are written.

Inst	iter	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
sub	N	IF	ID	EX	MEM	WB												
add	N		IF	ID	EX	MEM	WB											
addi	N			IF	ID	-	EX	MEM	WB									
lw	N				IF	-	ID	EX	MEM	WB								
add	N						IF	ID	-	EX	MEM	WB						
sw	N							IF	-	ID	EX	MEM	WB					
bgt	N								-	IF	ID	EX	MEM	WB				
sub	N+1										-	-	IF	ID	EX	MEM	WB	

For each of the following questions, justify your answer or explain why it cannot be answered using the given information. *Note: full credit requires explanations.* (20 points)

Is forwarding from EX/MEM to the EX stage implemented? Explain.

No, because the addi instruction is stalled.

Is forwarding from MEM/WB to the EX stage implemented? Explain.

Yes, because the addi is stalled only one cycle and the add following the lw is stalled only one cycle.

Note: The branch target is computed in the ID stage. In which stage are branches resolved? Explain.

Branches are resolved in the EX stage, because the second sub is fetched the cycle after the branch is in EX.

The branch target is computed in the ID stage. What is the branch prediction scheme? Explain.

If the diagram shows all of the instructions fetched, then a no-prediction policy is used. Can't be predict not-taken because those instructions aren't shown. Can't be predict taken because the sub would be fetched in cycle 11.

Question: Interrupt Handler Routine (25 points)

For the following questions, refer to the interrupt/exception handler code on the last page of this exam. Your answers should be no more that two sentences.

Part (a)

Explain the role of the statement labeled by **A**. Why is this necessary given that \$at is not referenced elsewhere in the code? (5 points)

The assembler temporary \$at may be used by any psuedo-instructions in the interrupt handler. We need to save and restore it so that the program's state will not be overwritten.

Part (b)

MIPS functions preserve callee-saved registers on the stack. In contrast, the interrupt handler saves registers in the .data segment (*e.g.*, in save0 and save1 in part B of the given code). Why is the stack **not** used in the interrupt handler? Also, why is the stack used to preserve registers in MIPS functions? (5 points)

The interrupt handler can't make assumptions about where the application has used the stack, so it would risk overwriting user code. MIPS functions use a stack because it permits multiple invocations of the same function to be overlapped (e.g., recursion).

Part (c)

Why does the line labeled with C jump to "interrupt dispatch" and not "done"? (5 points)

To check whether additional interrupts have been received while processing this interrupt. It is a performance optimization when interrupt rates are high to avoid the overhead of having to jump in and out of the interrupt handler (i.e., all of that saving and restore of registers).

Part (d)

Explain the line labeled by **D**. (5 points)

By looking at how register \$k0 is used (as the return from interrupt address), coprocessor register \$14 must be the location where the program's PC at the time of the interrupt is stored. The move-from-coprocessor0 (mfc0) instruction copies it to a general purpose register.

Part (e)

What code must be executed in order to reach the interrupt/exception handler? An explanation is sufficient; we don't need to see the exact code. (5 points)

We need to enable interrupts. This involves setting both the global interrupt enable bit and the bits associated with the particular interrupts we want to receive. This can be done by writing to a coprocessor register.

Question 2, Interrupt Handler Routine

```
interrupt_handler:
    .set noat
                 $k1, $at
   move
    .set at
                  $a0, save0
   sw
                 $a1, save1
   sw
                                               # Get Cause register
                  $k0, $13
   mfc0
                  $a0, $k0, 2
   srl
                  $a0, $a0, 0xf
                                               # ExcCode field
   and
   bne
                  $a0, 0, non_intrpt
interrupt_dispatch:
   mfc0
                  $k0, $13
                  $k0, $zero, done
   beq
                 $a0, $k0, 0x1000
   and
   bne
                  $a0, 0, bonk_interrupt
                  $v0,4
   li
                  $a0, unhandled_str
   la
   syscall
   j done
bonk_interrupt:
                                  # turn and set speed.
                  $a1, 0xffff0060($zero)
                                               # acknowledge interrupt
   sw
   j interrupt_dispatch
non_intrpt:
   li $v0,4
   la $a0, non_intrpt_str
   syscall
   j done
done:
                  $a0, save0
   lw
   1w
                  $a1, save1
                  $k0, $14 ←
   mfc0
    .set noat
                  $at $k1
   move
    .set at
   rfe
   jr $k0
   nop
```

Question 3: Concepts (25 points)

Write a short answer to the following questions. For full credit, answers should not be longer than **two** sentences.

Part a) A program is known to have a serial component that takes S seconds to execute, but the rest of the computation is arbitrarily parallelizable. If the program runs in T seconds using P processors, how long would it take to run using X processors? Assume T > S and P > 1. (10 points)

This is just an application of Amdahl's law. The parallelizable portion (T-S) of the program was sped up by a factor of P. Thus, the serial time is: S + (T-S)*P

When running on X processors, we divide the parallelizable portion by X or: S + (T-S)*P/X

```
Part b) Consider the following program: main(){
    func(5);
}
```

If we forgot to implement the function "func" would an error be raised by the compiler, assembler, linker, or loader? Explain. (5 points)

It would be detected by the linker. The compiler and the assembler will happily do their work, assuming that the function is implemented in another source file. When the linker runs, it realizes that you haven't provided an implementation. Try it yourself:

```
gcc -S func.c
gcc -c func.s
gcc func.o
```

Part c)

In what circumstances is throughput the desired performance metric and in what circumstances is latency the desired metric? (5 points)

Latency is desired when we are concerned about one thing. Throughput is desired when we care about the rate at which things are processed.

Part c)

Which of the three factors of CPU time can a compiler influence? Provide examples. (5 points)

- The compiler can affect the number of instructions a program executes (e.g., by allocating a variable to a register it can avoid load and store instructions to access that variable).
- The compiler can affect the CPI by selecting "easier" instructions (e.g., implementing a division by 2 as a right shift by 1 instead of using the integer division instruction)
- Typically a compiler has no direct influence on a processor's clock frequency.