CS232 Final Exam May 5, 2006

- This exam has 10 exciting pages, including this handsome cover.
- There are five breathtaking questions, worth a total of 100 points.
- The final three pages are for your reference and can be detached from the exam for your convenience. They include: 1) a summary of the MIPS instruction set, 2) a datapath diagram of a pipelined MIPS processor, and 3) a reference on ASCII coding.
- No other written references or calculators are allowed.
- Write clearly and show your work. State any assumptions you make.
- You have ~2 fun-filled hours. Budget your time, and good luck!

Question	Maximum	Your Score
1	25	
2	15	
3	20	
4	15	
5	25	
Total	100	

Question 1: MIPS programming (25 points)

Below is a function that reads a file and counts the number of times the string "cs" exists in the file. It does this with a simple two-state finite-state machine, where the first state (state == 0) is the state where the previous character was **not** 'c' and the second state (state == 1) is when the previous character was 'c.' The code uses the fgetc function (prototype shown to the right) to get the next character in the FILE; fgetc returns EOF (end of file) when there are no more characters in the file. Write MIPS code for the count_sequence function (your code should call fgetc, but not implement it). Be sure to observe the MIPS calling convention. Refer to the attached MIPS and ASCII references.

```
int count_sequence(FILE *fptr) {
  int count = 0, state = 0, c;

while ((c = fgetc(fptr)) != EOF) {
    if ((state == 1) && (c == 's')) {
        count ++;
        state = 0;
    } else if (c == 'c') {
        state = 1;
    } else {
        state = 0;
    }
} return count;
}
```

```
int fgetc(FILE *);
#define EOF (-1)
```

Question 2: Processor and Memory System Performance (15 points)

Execution Time = #instructions * CPI * clock_period CPI = Cycles Per Instruction AMAT = hit_time + (miss_rate * miss_penalty) Memory Stall Cycles = # memory operations * miss_rate * miss_penalty

Consider a program whose execution consists of: 50% arithmetic instructions, 20% loads, 10% stores, and 20% branches (25% not-taken, 75% taken). For half of the arithmetic and load instructions, the subsequent instruction is a dependent arithmetic or load instruction.

Part (a)

Consider the pipelined MIPS processor discussed in this class and whose pipeline is shown on page 9 of this exam. This machine predicts branches as not-taken and resolves branches in the ID stage of the pipeline, flushing any incorrect instructions on a branch misprediction. The processor includes forwarding from both the EX/MEM and MEM/WB registers to either input of the functional units. Assuming a perfect memory system (no stalls due to cache misses), compute the cycles per instruction (CPI) for this machine. (5 points)

Part (b)

Consider the following realistic memory hierarchy described below: *Note: the next level of the hierarchy is accessed only after a miss is detected in the current level.*

L1: two-way set-associative, write-back, write-allocate 16KB cache with 32B blocks and 1 cycle access time. L2: eight-way set-associative, write-back, write-allocate 1MB cache with 32B blocks and 8 cycle access time. Memory: 200 cycle access time.

Assuming the instruction mix above, when 1000 instructions are executed, the processor encounters, on average, 50 L1 data cache misses and 3 L2 data cache misses, what is the average memory access time (AMAT) in cycles? (5 points)

Part (c)

Compute a new CPI for the processor described in Part (a) using the memory system described in Part (b). (5 points)

Question 3: Input/Output Systems (20 points)

Assume a hard drive that has a 6,000 rpm rotational speed, a 3ms average seek time, and that overhead is negligible. Each disk track has 64 sectors, and each sector holds 1 KB of data. The drive can read or write data as fast as it rotates. For this problem, to make the computations easier, you may assume that 1 KB = 1,000 bytes and 1 MB = 1,000 KB and 1 GB = 1,000 MB. For parts (a)-(c), compute the time to read a 1 GB file in the following three scenarios. In each case you are welcome to leave your result as an expression.

Part (a)

The file is randomly spread across disk sectors. (5 points)

Part (b)

The file is written sequentially onto tracks, but the tracks are spread randomly across the disk. (5 points)

Part (c)

The file is written sequentially onto sequential tracks. You can assume it takes only 1ms to seek to a neighboring track. (5 points)

Part (d)

Explain the difference between latency and throughput and give examples of when each would be an appropriate metric. (5 points)

Question 4: Pipeline Implementation (15 points)

Part (a)

In lecture, we discussed how the pipeline handled conditional branches. These aren't the only kinds of control flow. To other kinds of important control flow are the jump-and-link (jal) instructions used for function calls and jump-register (jr) instructions used for return. In what pipeline stage would you expect jal and jr to be resolved (i.e., when can the next PC be known for sure)? (Note: They may be resolved in different pipeline stages.) Justify your answer. You can ignore dependences with other instructions in the pipeline. (5 points)

Part (b)

In the pipeline datapath at the end of the exam, there is no forwarding datapath present for the following dependence.

lw \$12, 0(\$11) sw \$12, 0(\$13)

How many stall cycles are necessary to handle this hazard? Explain. (5 points)

Part (c)

Write an equation for the hazard detection logic for the above stall condition. (5 points)

Question 5: Conceptual Questions (25 points)

Part (a)

A coding scheme has two valid code words (1010 and 0101) and uses a error detection/correction scheme. Below, we've shown how this ECC scheme handles a sample of errors.


1000 - Error Corrected to 1010 0110 - Error Detected (cannot correct) 1111 - Error Detected (cannot correct) 0111 - Error Corrected to 0101 Based on the above sample, determine how the following errors will be handled. State any assumptions. 1001 -1110 -0001 -0000 -This is _____ bit correction, ____ bit detection scheme. Fill in the blanks. (5 points) Part (b)

Consider a machine with a byte-addressable memory that uses 32b addresses for both virtual and physical addresses. Compute the size of a single-level page table if 4KB pages are used. (5 points)

Part (c)

Describe how a multi-level page table works and explain its advantages relative to a single-level page table. (5 points)

Question 5: Conceptual Questions, cont.



The above figure shows average miss rates for caches of different sizes and block sizes, measured on a variety of programs. The miss rate for the 1KB cache initially decreases with increased block size, but then begins to increase again; explain why this occurs. (5 points)

Part (e)
When parallelizing a program for fork-join parallelism (like OpenMP) what factors would prevent a two-core machine from doubling the performance of a single-core machine? Explain at least two. (5 points)

MIPS instructions

These are some of the most common MIPS instructions and pseudo-instructions, and should be all you need. However, you are free to use *any* valid MIPS instructions or pseudo-instruction in your programs.

Category	Example Instru	ction	Meaning						
Arithmetic / Logical	add \$t0, \$t1 sub \$t0, \$t1 and \$t0, \$t1 mul \$t0, \$t1 xor \$t0, \$t1 srl \$t0, \$t1	\$t2 \$t0 = \$ \$t2 \$t0 = \$ \$t2 \$t0 = \$ \$t2 \$t0 = \$	\$t0 = \$t1 + \$t2 \$t0 = \$t1 - \$t2 \$t0 = \$t1 & \$t2 \$t0 = \$t1 x \$t2 \$t0 = \$t1 ^ \$t2 \$t0 = \$t1 << \$t2						
Register Setting	move \$t0, \$t1 li \$t0, 100	I ' '	\$t0 = \$t1 \$t0 = 100						
Data Transfer	la \$t0, laborate \$t0, 100 \$t0	(\$t1) $$t0 = N$ (\$t1) $$t0 = N$ (\$t1) $$t0 = N$ (\$t1) Mem[1 (\$t1) Mem[1	ddress of data at la Mem[100 + \$t1] Mem[100 + \$t1] Mem[100 + \$t1] 100 + \$t1] = \$t0 100 + \$t1] = \$t0 100 + \$t1] = \$t0	(32 bits) (16 bits) (8 bits) (32 bits) (16 bits) (8 bits)					
Branch	beq \$t0, \$t1, bne \$t0, \$t1, bge \$t0, \$t1, bgt \$t0, \$t1, ble \$t0, \$t1, blt \$t0, \$t1, blt	Label if (\$t0 = 1)	= $\$t1$) go to Label $\neq \$t1$) go to Label $\ge \$t1$) go to Label $\ge \$t1$) go to Label $\le \$t1$) go to Label $\le \$t1$) go to Label						
Set	slt \$t0, \$t1, slti \$t0, \$t1	`	< \$t2) then \$t0 = < 100) then \$t0 =						
Jump	j Label jr \$ra jal Label	-	abel ddress in \$ra PC + 4; go to Labe	I					

The second source operand of the arithmetic and branch instructions may be a constant.


Register Conventions

The *caller* is responsible for saving any of the following registers that it needs, before invoking a function.

\$t0-\$t9 \$a0-\$a3 \$v0-\$v1

The *callee* is responsible for saving and restoring any of the following registers that it uses.

\$s0-\$s7 \$ra



ASCII reference

<u>Dec</u>	Нх	Oct	Chai	•	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html	Chr	Dec	: Hx	Oct	Html Cl	hr_
0	0	000	NUL	(null)	32	20	040	@#32;	Space	64	40	100	a#64;	0	96	60	140	`	8
1	1	001	SOH	(start of heading)	33	21	041	@#33;	1	65	41	101	A	A	97	61	141	a	a
2	2	002	STX	(start of text)	34	22	042	@#3 4 ;	rr	66	42	102	B	В	98	62	142	%#98;	b
3	3	003	ETX	(end of text)	35	23	043	@#35 ;	#	67	43	103	C	C	99	63	143	@#99;	C
4	4	004	EOT	(end of transmission)	36	24	044	@#36;	ş	68	44	104	4#68;	D	100	64	144	d	d
5	5	005	ENQ	(enquiry)	37	25	045	@#37;	*	69	45	105	%#69;	E	101	65	145	e	е .
6				(acknowledge)				&		70			F					f	
7	7	007	BEL	(bell)	39	27	047	'	1	71			G					g	
8	8	010	BS	(backspace)				(72			H					h	
9	9	011	TAB	(horizontal tab)	41	29	051))	73			6#73;					i	
10	A	012	LF	(NL line feed, new line)	42	2A	052	&# 4 2;	*	74	4A	112	a#74;	J				j	
11	В	013	VT	(vertical tab)				a#43;					a#75;					k	
12	С	014	FF	(NP form feed, new page)				@#44;					L					l	
13		015		(carriage return)				a#45;					M		ı			m	
14	E	016	S0	(shift out)				a#46;		78	_		a#78;					n	
15	F	017	SI	(shift in)				a#47;		79			a#79;		ı			o	
16	10	020	DLE	(data link escape)				a#48;					P					p	
				(device control 1)				a#49;					Q					q	
18	12	022	DC2	(device control 2)				2					R					r	
				(device control 3)				3		I			S					s	
20	14	024	DC4	(device control 4)				<u>6</u> #52;		ı			a#84;					t	
				(negative acknowledge)				<u>6#53;</u>					a#85;					u	
				(synchronous idle)				<u>@#54;</u>					%#86;					v	
				(end of trans. block)				<u>6#55;</u>					<u>4</u> #87;					w	
				(cancel)				<u>4</u> #56;		I			4#88;					x	
		031		(end of medium)				<u>6#57;</u>					Y					y	
		032		(substitute)				a#58;		90			Z					z	
27	1B	033	ESC	(escape)	59	ЗВ	073	%#59;	;	91	5B	133	[[123	7В	173	@#123;	. {
28	10	034	FS	(file separator)				<		92	5C	134	\	- 1	124	7C	174	4 ;	. 1
29	1D	035	GS	(group separator)	61	ЗD	075	@#61;	=	93	5D	135	%#93;]				}	
30	1E	036	RS	(record separator)	62	3 E	076	@#62;	>	94	5E	136	a#94;					~	
31	1F	037	US	(unit separator)	63	3 F	077	4#63;	2	95	5F	137	a#95;	_	127	7F	177		DEL
													-				11-	T - 61 - 7	

Source: www.LookupTables.com

ASCII stands for American Standard Code for Information Interchange. Computers can only understand numbers, so an ASCII code is the numerical representation of a character such as 'a' or '@' or an action of some sort. ASCII was developed a long time ago and now the non-printing characters are rarely used for their original purpose. Below is the ASCII character table and this includes descriptions of the first 32 non-printing characters. ASCII was actually designed for use with teletypes and so the descriptions are somewhat obscure. If someone says they want your CV however in ASCII format, all this means is they want 'plain' text with no formatting such as tabs, bold or underscoring - the raw format that any computer can understand. This is usually so they can easily import the file into their own applications without issues. Notepad.exe creates ASCII text, or in MS Word you can save a file as 'text only'